Application No.: 09/819,198 **Docket No.:** 03226/065001; P5347

AMENDMENTS TO THE CLAIMS

Please amend the claims as follows.

 (Currently Amended) An apparatus for <u>simulating modeling</u> an anti-resonance circuit of a section of a microprocessor, comprising:

a processor;

memory;

instructions residing the memory and executable on the processor, the instruction for representing:

- a <u>simulated</u> load <u>that models a load of model that simulates</u> the anti-resonance circuit;
- a <u>simulated</u> transistor that <u>simulates_models</u> at least one high_[[]]frequency

 <u>capacitance of the anti-resonance circuit-capacitor</u>, wherein the <u>simulated</u>

 transistor is connected in parallel with the <u>simulated</u> load-<u>model</u>; and
- a <u>simulated</u> capacitor that <u>simulates_models</u> an intrinsic capacitance of <u>a_the</u>
 section of the microprocessor, wherein the <u>simulated</u> capacitor is
 connected in parallel with the <u>simulated</u> load-model.
- 2. (Currently Amended) The apparatus of claim 1, wherein the <u>simulated</u> load <u>model is</u> <u>simulates the anti-resonance circuit with a simulated</u> resistor.
- 3. (Currently Amended) The apparatus of claim 2, wherein the <u>simulated</u> resistor is a <u>simulated</u> voltage-[[]]controlled resistor.
- 4. (Curerntly Amended) The apparatus of claim 1, wherein the load model simulates the antiresonance circuit is simulated in synchronization with a simulated clock cycle.

5

Application No.: 09/819,198 **Docket No.:** 03226/065001; P5347

5. (Cancelled)

6. (Currently Amended) The apparatus of claim 4, wherein <u>simulation of the load model begins</u> to <u>simulate</u> the anti-resonance circuit <u>begins</u> on a leading edge of the <u>simulated</u> clock cycle.

7. (Cancelled)

8. (Currently Amended) A method for modeling simulating an anti-resonance circuit of a section of a microprocessor, comprising:

simulating modeling a load to generate a simulation of an the anti-resonance circuit;
simulating at least one high frequency capacitance of the anti-resonance circuit eapacitor
in parallel with the simulated load model; and
simulating a section of the microprocessor's an intrinsic capacitance in parallel with the

(Currently Amended) The method of claim 8, wherein the load is <u>simulated modeled</u> with a <u>simulated resistor</u>.

simulated load-model.

- 10. (Currently Amended) The method of claim 9, wherein the <u>simulated</u> resistor is a <u>simulated</u> voltage[[]]-controlled resistor.
- 11. (Currently Amended) The method of claim 8, wherein the simulation of the anti-resonance circuit is synchronized with a simulated clock cycle.
- 12. (Cancelled)
- 13. (Currently Amended) The method of claim 11, wherein the simulation of the anti-resonance circuit begins on the a leading edge of the simulated clock cycle.

Application No.: 09/819,198 **Docket No.:** 03226/065001; P5347

14. (New) An apparatus for simulating an anti-resonance circuit of a section of a microprocessor, comprising:

a processor;

memory; and

instructions residing in the memory and executable by the processor, the instructions to:

simulate a load of the anti-resonance circuit with a simulated resistor;

simulate a high-frequency capacitance of the anti-resonance circuit with a simulated transistor connected in parallel with the simulated resistor; and simulate an intrinsic capacitance of the section of the microprocessor with a simulated capacitor connected in parallel with the simulated resistor.

- 15. (New) The apparatus of claim 14, wherein the simulated resistor is a simulated voltage controlled resistor.
- 16. (New) The apparatus of claim 14, wherein the anti-resonance circuit is simulated in synchronization with a simulated clock cycle.
- 17. (New) The apparatus of claim 14, wherein the simulation of the anti-resonance circuit begins on a leading edge of the simulated clock cycle.